user_mobilelogo
The new Bizen transistor architecture

The new Bizen transistor architecture

press Press 20 December 2019
“Semefab’s CEO, Allan James: The new Bizen transistor architecture can wind back the Moores’ Law clock by 10 years+, bringing many wafer fabs back into mainstream manufacture. Semefab and SFN are working flat out to make it a huge success.”
1
Read more
YAHOO FINANCE
Search For The Next: UK Collaboration Unveils Bizen® a Transistor Wafer Process Technology Promising to Slash Lead Times, Wafer Area and Process Layers While Increasing Speed, Reducing Power and Increasing Gate Density Over CMOS
HACKADAY
The Bizen Transistor
NTDHOY SPANISH
Thanks to the new process technology for transistor wafers Bizen uses the tunnel effect of quantum mechanics to allow complex ICs to be produced in “previous generations” plants.
EET ASIA
The Combination of Bipolar-Zener Takes on CMOS
01NET
French publication - Extension of Moore's Law: The Incredible Promises of the Bizen Transistor
EE TIMES
Bipolar-Zener Combo Takes On CMOS
BUSINESS WIRE
UK Collaboration unveils Bizen
TECHWORKS NMI
Bizen - UK Collaboration presents an exciting new wafer process
ELEKTRONIK PRAXIS GERMANY
Bizen is bigger than Brexit
ELECTRONICS MEDIA
uk collaboration unveils bizen a transistor wafer process technology
BCBITI UKRAINE
The UK has developed a manufacturing process that is much better than CMOS
IXBT RUSSIA
The UK has developed a process technology that is much better than CMOS
EE TIMES EUROPE
New Transistor Design Aims to Boost Business for UK Fabs
BIT-TECH
UK startup teases CMOS-beating Bizen chip fab tech
EPDT
Disruptive new wafer process technology to slash lead time winding back Moores Law
EENEWS
Bizen uses quantum tunnell mechanics
ELECTRONICS WEEKLY
Tunnelling transistor offers logic power easy IC
ELECTRONICS SPECIFIER
Plugging the leak
DESIGN & ELEKTRONIK
Is a new type of bipolar taking CMOS from throne?
SILICON UK
Search For The Next: UK Collaboration Unveils Bizen® a Transistor Wafer Process Technology Promising to Slash Lead Times, Wafer Area and Process Layers While Increasing Speed, Reducing Power and Increasing Gate Density Over CMOS