user_mobilelogo
PRESS 2022 ITM & ZPOLAR LAUNCH Wall(s)
PRESS 2019 BIZEN LAUNCH Wall(s)
EE TIMES EUROPE
New Transistor Design Aims to Boost Business for UK Fabs
IXBT RUSSIA
The UK has developed a process technology that is much better than CMOS
ELEKTRONIK PRAXIS GERMANY
Bizen is bigger than Brexit
ELECTRONICS MEDIA
uk collaboration unveils bizen a transistor wafer process technology
SILICON UK
Search For The Next: UK Collaboration Unveils Bizen® a Transistor Wafer Process Technology Promising to Slash Lead Times, Wafer Area and Process Layers While Increasing Speed, Reducing Power and Increasing Gate Density Over CMOS
ELECTRONICS WORLD
Fabs can now reduce semiconductor production times ten-fold and significantly increase their profits
ELECTRONICS SPECIFIER
Plugging the leak
EET ASIA
The Combination of Bipolar-Zener Takes on CMOS
NTDHOY SPANISH
Thanks to the new process technology for transistor wafers Bizen uses the tunnel effect of quantum mechanics to allow complex ICs to be produced in “previous generations” plants.
SNEWSI USA
Infrastructure Time Machine
EE TIMES
Bipolar-Zener Combo Takes On CMOS
DESIGN & ELEKTRONIK
Is a new type of bipolar taking CMOS from throne?
ELECTRONIC PRODUCT DESIGN
Reduce chip production times 10-fold & increase net profit 40-50 times
01NET
French publication - Extension of Moore's Law: The Incredible Promises of the Bizen Transistor
EENEWS
Bizen uses quantum tunnell mechanics
ELECTRONICS MAKER
SFN launches ‘Infrastructure Time Machine’ that enables fabs to reduce semiconductor production times 10 fold and increase net profit 40-50 times
EPDT
Disruptive new wafer process technology to slash lead time winding back Moores Law
TECHWORKS NMI
Bizen - UK Collaboration presents an exciting new wafer process
TIMESTECH INDIA
SFN New Machine Enables Fabs to Reduce Production Time
YAHOO FINANCE
Search For The Next: UK Collaboration Unveils Bizen® a Transistor Wafer Process Technology Promising to Slash Lead Times, Wafer Area and Process Layers While Increasing Speed, Reducing Power and Increasing Gate Density Over CMOS
BCBITI UKRAINE
The UK has developed a manufacturing process that is much better than CMOS
THE AI JOURNAL
SFN Enables Fabs to Reduce Semiconductor Production Times 10 Fold and Increase Net Profit 40-50 Times
EENEWS EUROPE
UK start-up process looks for fab partners
BUSINESS WIRE
UK Collaboration unveils Bizen
NEW ELECTRONICS
SFN looks to end monopoly of Taiwanese and Korean chip producers
NMI
SFN looks to end monopoly of Taiwanese and Korean chip producers with ‘Infrastructure Time Machine’
BIT-TECH
UK startup teases CMOS-beating Bizen chip fab tech
ELECTRONIC SPECIFIER
SFN's ‘Infrastructure Time Machine’ for chip designs
ELECTRONICS MEDIA
SFN launches ‘Infrastructure Time Machine’ that enables fabs to reduce semiconductor production times 10 fold and increase net profit 40-50 times
HACKADAY
The Bizen Transistor
TECHWORKS
ITM enables fabs to reduce semiconductor production times 10 fold and increase net profit 40-50 times
SILICON TECHNOLOGY POWERING BUSINESS
Fabs to Reduce Semiconductor Production Times 10 Fold and Increase Net Profit 40-50 Times
ELECTRONICS ERA
Bizen wafer process used to build Zpolar Transistors with Zpolar Tunnel Logic (ZTL); Ends monopoly of Taiwanese and Korean chip producers; Addresses semiconductor shortage crisis
ELECTRONICS WEEKLY
Tunnelling transistor offers logic power easy IC
DEFINING ELECTRONICS
SFN launches ‘Infrastructure Time Machine’ that enables fabs to reduce semiconductor production times 10 fold and increase net profit 40-50 times
ELECTRONICS WEEKLY
Zpolar logic aims to beat CMOS, on 10 year older fabs

WHATS's NEXT

No events found